JPS622351B2 - - Google Patents

Info

Publication number
JPS622351B2
JPS622351B2 JP10039882A JP10039882A JPS622351B2 JP S622351 B2 JPS622351 B2 JP S622351B2 JP 10039882 A JP10039882 A JP 10039882A JP 10039882 A JP10039882 A JP 10039882A JP S622351 B2 JPS622351 B2 JP S622351B2
Authority
JP
Japan
Prior art keywords
signal
register
data transfer
clock
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP10039882A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58217034A (ja
Inventor
Akinori Horikawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP10039882A priority Critical patent/JPS58217034A/ja
Publication of JPS58217034A publication Critical patent/JPS58217034A/ja
Publication of JPS622351B2 publication Critical patent/JPS622351B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G06F13/30Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal with priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
JP10039882A 1982-06-11 1982-06-11 デ−タ処理装置 Granted JPS58217034A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10039882A JPS58217034A (ja) 1982-06-11 1982-06-11 デ−タ処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10039882A JPS58217034A (ja) 1982-06-11 1982-06-11 デ−タ処理装置

Publications (2)

Publication Number Publication Date
JPS58217034A JPS58217034A (ja) 1983-12-16
JPS622351B2 true JPS622351B2 (en]) 1987-01-19

Family

ID=14272873

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10039882A Granted JPS58217034A (ja) 1982-06-11 1982-06-11 デ−タ処理装置

Country Status (1)

Country Link
JP (1) JPS58217034A (en])

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63172359A (ja) * 1987-01-12 1988-07-16 Fujitsu Ltd 直接メモリアクセスシステム

Also Published As

Publication number Publication date
JPS58217034A (ja) 1983-12-16

Similar Documents

Publication Publication Date Title
JP2003114864A (ja) データ転送制御回路
US6782433B2 (en) Data transfer apparatus
Yun et al. A high-performance asynchronous SCSI controller
US5148112A (en) Efficient arbiter
JPS622351B2 (en])
US6321280B1 (en) System LSI having communication function
JPH0429104B2 (en])
US6353864B1 (en) System LSI having communication function
JP2574345B2 (ja) バス調停装置
JPS6049458A (ja) デ−タバッファ制御方式
JP2000276437A (ja) Dma制御装置
JP2688245B2 (ja) Dma制御装置
JP4097377B2 (ja) マイクロコンピュータ
JPH0727510B2 (ja) 非同期転送制御装置
JP3256464B2 (ja) 非同期転送制御方式
JP4410978B2 (ja) データ転送装置及びその動作制御方法
JPH06187123A (ja) データ入出力装置
JPH0551931B2 (en])
JPH052557A (ja) データ転送装置
JPS6235148B2 (en])
JPS6054065A (ja) 同期制御装置
JP2637319B2 (ja) 直接メモリアクセス回路
JPS63201810A (ja) 情報処理システムの時刻方式
JPH07281991A (ja) データ転送装置
JPH0432922A (ja) インタフェース制御回路